
PHASE-LOCKED-LOOP

1st Edition – Type V 0068



SystemTechnik

Competence in Training

© hps SystemTechnik

Lehr- + Lernmittel GmbH
Altdorfer Strasse 16
88276 Berg / Germany

Phone: + 49 751 / 5 60 75 80
Telefax: + 49 751 / 5 60 75 17
Internet: www.hps-systemtechnik.com
E-mail: export@hps-systemtechnik.com

Order no.: V 0068

All rights reserved. No part of this publication may be reproduced, transmitted, stored in a retrieval system, nor translated into any human or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior permission of hps SystemTechnik.

Contents

1.	Principle and fundamentals of the PLL	1
1.1	Block diagram PLL	2
1.2	Function PLL	2
1.3	Phase comparator/phase detector PD	4
1.3.1	Exclusive OR gate as PD	4
1.3.2.1	Edge-triggered JK flip flop as PD	9
1.3.2.1	Tristate output	12
1.4	Voltage controlled oscillator (VCO)	13
1.4.1	Simple squarewave generator	13
1.4.2	General VCO	15
1.5	Low pass (LP)	16
1.6	Two PLL applications: frequency synthesizer and motor speed control	17
1.6.1	PLL frequency synthesizer	17
1.6.1.1	Reference frequency	18
1.6.1.2	Frequency dividers N_1 and N_2	18
1.6.2	Speed control for a DC motor	20
2.	Experiments	21
2.1	Characteristic recording of the two VCOs	21
2.2	Phase shifter	26
2.3	Phase detector type I	28
2.4	Phase detector type II	35
2.5	Low passes (loop filters)	37
2.6	Closed loop circuit, determining the self phase shift	41
2.7	Hold and capture ranges of the PLL circuit	45
2.8	Determining the possible frequency divider values N_1 and N_2 of the frequency synthesizer	51
2.9	Dynamic control behaviour of the PLL	55

3.	Solutions	L 1 ... L 22
4.	Appendix	A 1
4.1	List of abbreviations and symbols	A 1
4.2	Specifications of the measuring equipment and power supplies used	A 2
4.3	Front panel of the „Phase-Locked-Loop“ (type 4250).	A 3